finite state machines in hardware theory and design (with vhdl and systemverilog)